139 google reviews marbra design English-speaking jobs in Delft
Include languages [+] sorted by: relevance · newest
Snr ASIC Design Engineer
- Qblox
- Delft
- June 28
ASIC Design Engineer Join us at Qblox as we revolutionize the landscape of quantum computing! ... Familiarity with AI agentic workflows and automation within the design flow. ... Prior experience with DFT (Design for Test) insertion, scan chains, and BIST. ... Your Role Deconstruct requirements & design: evaluate system requirements to architect and implement ... Proficiency in scripting to automate design workflows (Python, Tcl, Shell) and version control (Git).
ASIC/SOC R&D Project Manager
- Qabird
- Delft
- July 21
- visa sponsorship
Drive the SoC Engineering CCB, Engineering reviews and Milestones reviews. ... Deep understanding of SoC/ASIC design methodologies and flows. ... Deep understanding of the chip design processes from specifications to silicon. ... With a strong understanding of the IC design processes, you will play a key role in delivering high-impact
Digital IC/RTL Senior Design Engineer
- The Preferred Supplier
- Delft
- July 7
The ASIC Senior Design Engineer will leadand contribute to circuit design for next-generation products ... About the job Digital IC/RTL Senior Design Engineer About X X Corporation(Nasdaq: X), a market leader ... Responsibilities: Development and verification of digital block architectures and RTL design for various ... and verification using industry leading EDA tools Support backend design flow,including RTL synthesis ... constraints trade- offs Document detailed block and top -level specifications Perform block level RTL design
Analog Mixed Signal Circuit Design Engineer
- The Preferred Supplier
- Delft
- June 25
Analog Mixed Signal Circuit Design Engineer About the job Sr. ... Analog Mixed Signal Circuit Design Engineer Job Summary The Sr. ... AnalogMixed-Signal Circuit Design Engineer contributes to building precisiontiming circuits, leveraging ... specifications Contribute to the architecturaldefinition of the design and chip integration Perform ... Responsibilities: Design analog and mixed-signalcircuits meeting architectural requirements and technical
FPGA Design Engineer
- Qabird
- delft
- September 3
We are seeking passionate FPGA/RTL Design Engineers to help us build a cutting‑edge control stack for ... 1000 qubits, with nanosecond‑level synchronization and all‑to‑all connectivity and will understand the design ... Your role:
Understand/evaluate requirements, help design solutions and implement them in VHDL
Comfortable ... You will likely be working in cross‑functional teams including electrical engineers, digital design engineers ... OSVVM, Cocotb, etc)
Timing closure methods
Linux kernel module development
DSP
C/C++
Microarchitecture design
Senior Linux Infrastructure Engineer
- Qualinx B.V.
- Delft
- August 13
- visa sponsorship
Whether we're deep in design reviews or sharing laughs over lunch, we're building something meaningful ... Participate in security reviews, vulnerability remediation, audit preparation, and operational compliance ... Role Overview We're looking for a Senior Cloud & Linux Infrastructure Engineer to design, build, and ... operate scalable, secure, high-performance infrastructure for compute-intensive semiconductor design ... You'll work closely with CAD, design, and verification teams to improve throughput, reliability, and
Electronics Design Engineer
- S[&]T
- Delft
- September 11
perform design reviews to ensure technical quality and compliance. ... high-speed digital design. ... About this job We are currently looking for a Electronics Design Engineer to join the team in Delft. ... Mentor and support junior and medior Electronics Design Engineers in their day-to-day activities and ... Main responsibilities Lead the PCB design team by establishing efficient engineering processes and ways
Senior Electronics Design Engineer
- S[&]T
- Delft
- September 8
perform design reviews to ensure technical quality and compliance. ... high-speed digital design. ... We are currently looking for a Senior Electronics Design Engineer to join our team in Delft! ... Mentor and support junior and medior Electronics Design Engineers in their day-to-day activities, and ... Collaborate with external PCB manufacturers and assembly partners to ensure Design for Manufacturing
Senior Embedded System Engineer
- S[&]T
- Delft
- September 4
reviews to ensure technical quality and compliance. ... and support junior and medior Embedded Systems Engineers in their day-to-day activities and perform design ... collaborate closely with multidisciplinary teams, including Systems Architects, FPGA Engineers, Electronics Design
Senior IC Layout Engineer
- IC Resources
- Delft
- June 25
Engineer to join my client's design centre based near Delft, Netherlands. ... IC / RF IC Recruitment by day / Unity Game Developer by night I am recruiting for a Senior IC Layout Design ... My client is looking for a Senior IC Layout Design Engineer with extensive experience in analog and full ... If you are a Senior IC Layout Design Engineer looking for a new opportunity in the Netherlands, feel ... guidance for junior and offshore layout engineers Key requirements: 6-12 years' experience in layout design
Test Engineer
- Qualinx B.V.
- Delft
- August 23
- visa sponsorship
Whether we're deep in design reviews or sharing laughs over lunch, we're building something meaningful ... Knowledge of Design-for-Test (DFT) concepts, including Scan, MBIST, JTAG, Boundary Scan, and ATPG. ... Working closely with Design, Product Engineering, Reliability, and external manufacturing partners, you ... Work with Design and Product Engineering teams to investigate test failures and support root cause analysis
Mobile Software Security Evaluator
- SGS
- Delft
- August 27
This includes analysing how a given solution works, performing code reviews and executing practical penetration
Modeling Engineer
- Qblox
- Delft
- September 7
Fundamentals: Solid best practices in version control (Git), build systems, unit testing, and structured code reviews ... As our Modeling Engineer, you will sit right at the intersection of system architecture, digital design ... What you'll do: Architect Golden Models: Design and build cycle-accurate and bit-accurate C++ reference ... Bridge Design & Verification: Partner closely with verification engineers to integrate reference models ... standalone simulation infrastructure, co-simulation harnesses, and model-vs-RTL comparison flows to support design
Release Manager
- Qblox
- Delft
- August 22
accurate, live view of release readiness across all components and chair cross-component readiness reviews ... Responsibilities Release Authority & Planning Release Decisions: Define release-readiness criteria, run gate reviews
Sr. Silicon Validation Engineer
- European Tech Recruit
- Delft
- August 25
- visa sponsorship
specialists working on some of the most challenging problems in GNSS, IoT and low-power semiconductor design ... You will work closely with digital design, firmware and software teams to develop comprehensive validation ... Key Responsibilities Define digital test requirements and validation strategies in collaboration with design ... Debug and troubleshoot hardware, firmware and digital interface problems Work cross-functionally with design
Senior Communications Engineer - Bluetooth / PHY
- IC Resources
- Delft
- July 1
Centre in Delft the Senior Communications Systems Engineer – PHY / MAC will be responsible for the design
Senior Communications Systems Engineer - PHY / DSP Algorithms.
- IC Resources
- Delft
- August 1
Centre in Delft the Senior Communications Systems Engineer – PHY Layer DSP will be responsible for the design
FPGA Lead Engineer - FSO
- Demcon
- Delft
- September 7
Are you a proactive team player with experience in FPGA design who likes to work in multidisciplinary ... As an FPGA lead engineer, you take ownership of the FPGA design work within our development projects, ... The work includes activities such as the following: Architect, design and implement scalable FPGA solutions ... software teams to bring the product architecture to the next level Own the FPGA lifecycle: architecture, design
Engineering Manager
- Topdesk-7
- Delft
- August 4
You lead people and technology together, and stay technically close through design, pairing, incident ... response, reviews, technical investigation, and agent workflows — regular individual coding output is
(Senior) Scientist AI/ML for Protein and Metabolic Engineering
- dsm-firmenich
- Delft
- September 8
In this role, you will lead the development of advanced, data-driven workflows for enzyme design, pathway






















































